Remarks

Claims 1-11, 15-17 and 41-68 were pending prior to the present amendments. Claims 1, 41 and 55 are amended. Claims 2-3, 42-43 and 56-57 are canceled. Claims 1, 4-11, 15-17, 41, 44-55, and 58-68 are therefore pending.

The Examiner repeated his previous rejection of Claims 1-11 and 15-17 under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent 6,018,178 ("Sung"), in view of U.S. Patent 5,760,435 ("Pan"). Applicants respectfully traverse the Examiner's rejection. As amended, Claim 1 recites a P-type memory device formed in a N-type semiconductor layer, which may be programmed using a soft avalanche breakdown between the semiconductor layer and an associated diffusion region:

1. An electrically alterable memory device, comprising:

a first semiconductor layer doped with a first dopant in a first concentration;

a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant, the second semiconductor layer having a top side;

two spaced-apart diffusion regions embedded in the top side of the second semiconductor layer, <u>each</u> <u>diffusion region being doped with the first dopant in a second concentration greater than the first concentration, the two diffusion regions including a first diffusion region and a second diffusion region with a first channel region defined therebetween, <u>wherein the second semiconductor layer and each diffusion region form a junction which is capable of a soft avalanche breakdown in response to a lower electrical potential imposed on the diffusion region relative to the second semiconductor <u>layer</u>;</u></u>

a first floating gate comprising a conductive material, the first floating gate being disposed adjacent the first diffusion region and above the first channel region, separated therefrom by a first insulator region, the first floating gate being capable of storing electrical charge injected into the first floating gate in response to the soft avalanche breakdown and a higher electrical potential at the first floating gate relative to the first diffusion region;

a second floating gate comprising a conductive material, the second floating gate being disposed adjacent the second diffusion region and above the first channel region, separated therefrom by a second insulator region, the second floating gate being capable of storing electrical charge injected into the second floating gate in response to the soft avalanche breakdown and a higher electrical potential at the second floating gate relative to the second diffusion region; and

a control gate comprising a conductive material, the control gate being disposed laterally between the first floating gate and the second floating gate, the control gate being separated from the first floating gate by a first vertical insulator layer and being separated from the second floating gate by a second vertical insulator layer, such that the first and second floating gates are each capacitively coupled to have an electrical potential derived from the electrical potential of the control gate, the control gate acting as a word select line, the control gate further being disposed above the first channel region without overlapping the two spaced-apart diffusion regions, being separated therefrom by a third insulator region;

wherein the first dopant has P-type characteristics.

(emphasis added)

Thus, Claim 1 recites a device that is neither taught nor suggested by the combined teachings of Sung and Pan. Sung teaches, at col. 3, line 1 to col. 4, line 47, and in Figures 1-9, an N-type EEPROM device. An N-type device does not experience the soft avalanche breakdown recited in Claim 1, as the junction between the semiconductor region and the diffusion region in the N-type device is forward-biased when the diffusion region has a lower electrical potential relative to the semiconductor layer. Pan, likewise, teaches a N-type

EEPROM device (see, e.g., Pan's Figure 10). Accordingly, Applicants respectfully submit that Claim 1 and its dependent Claims 4-11 and 15-17, are each allowable over the combined teachings of Sung and Pan. Reconsideration and allowance of Claims 1, 4-11 and 15-17 are therefore requested.

The Examiner repeated his previous rejection of Claims 41-48, 50 and 52-54 under 35 U.S.C. § 103(a) as being unpatentable over Sung, in view of U.S. Patent 6,271,089 ("Chen"). Applicants respectfully traverse the Examiner's rejection. Claim 41 recites a P-type memory device formed in an N-type semiconductor layer, which may be programmed using a soft avalanche breakdown between the semiconductor layer and an associated diffusion region:

41. An electrically alterable memory device, comprising:

a first semiconductor layer doped with a first dopant in a first concentration;

a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant, the second semiconductor layer having a top side;

two spaced-apart diffusion regions embedded in the top side of the second semiconductor layer, each diffusion region being doped with the first dopant in a second concentration greater than the first concentration, the two diffusion regions including a first diffusion region and a second diffusion region, with a first channel region defined therebetween, wherein the second semiconductor layer and each diffusion region form a junction which is capable of a soft avalanche breakdown in response to a lower electrical potential imposed on the diffusion region relative to the second semiconductor layer;

a first floating gate having a left side, and a right side and comprising a conductive material, the first floating gate being disposed adjacent the first diffusion region and above the first channel region and being separated therefrom by a first insulator region, the first floating gate being capable of storing electrical charge injected into the first floating gate in response to the soft avalanche breakdown and a higher electrical potential at the first floating gate relative to the first diffusion region;

a second floating gate having a left side, and a right side and comprising a conductive material, the second floating gate being disposed adjacent the second diffusion region and above the first channel region, being separated therefrom by a second insulator region, the second floating gate being capable of storing electrical charge injected into the second floating gate in response to the soft avalanche breakdown and a higher electrical potential at the second floating gate relative to the second diffusion region; and

a control gate comprising a conductive material, the control gate being disposed laterally between the first floating gate and the second floating gate, the control gate being separated from the first floating gate by a third insulator layer and being separated from the second floating gate by a fourth insulator layer, such that the first and second floating gates are each capacitively coupled to have an electrical potential derived from the electrical potential of the control gate, the control gate covering the first floating gate on at least right side and left side, the control gate further covering the second floating gate on at least right side and left side, the control gate further being disposed above the first channel region and separated therefrom by a third insulator region;

wherein the first dopant has P-type characteristics.

(emphasis added)

For the reasons discussed in Claim 1 above, Sung neither discloses not suggests Claim 41's soft avalanche breakdown. As Chen does not cure Sung's deficiency (e.g., Chen also teaches at Figure 1, and at col. 1, lines 26-40, an N-type device), Claim 41, and its dependent Claims 44,-48, 50 and 52-54 are each allowable over the combined teachings of Sung and Chen. Reconsideration and allowance of Claim 41 and its dependent Claims 44-48, 50 and

The Examiner repeated his rejection of Claims 49 and 51 under 35 U.S.C. § 103(a) as being unpatentable over Sung and Chen, as applied to Claim 41, and further in view of Pan. As Claims 49 and 51 each depend from Claim 41, Claims 49 and 51 are each allowable over the combined teachings of Sung and Chen for the reasons discussed above. As the Examiner merely cites Pan for teaching using ONO as an insulator material, the combined teachings of Sung, Chen and Pan neither disclose nor suggest Applicants' Claims 49 and 51.

Reconsideration and allowance of Claims 49 and 51 are therefore requested.

The Examiner repeated his rejection of Claims 55-68 under 35 U.S.C. § 103(a) as being unpatentable over Sung, in view of U.S. Patent 5,576,232 ("Hong"). Applicants respectfully traverse the Examiner's rejection. Claim 55 recites a P-type memory device formed in an N-type semiconductor layer, which may be programmed using a soft avalanche breakdown between the semiconductor layer and an associated diffusion region:

55. An electrically alterable memory device, comprising:

a first semiconductor layer doped with a first dopant in a first concentration;

a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant, the second semiconductor layer having a top side;

two spaced-apart diffusion regions embedded in the top side of the second semiconductor layer, each diffusion region being doped with the first dopant in a second concentration greater than the first concentration, the two diffusion regions including a first diffusion region and a second diffusion region, with a first channel region defined therebetween, wherein the second semiconductor layer and each diffusion region

form a junction which is capable of a soft avalanche breakdown in response to a lower electrical potential imposed on the diffusion region relative to the second semiconductor layer;

a first floating gate comprising a conductive material, the first floating gate being disposed adjacent the first diffusion region and above the first channel region and being separated therefrom by a first insulator region, the first floating gate being capable of storing electrical charge injected into the first floating gate in response to the soft avalanche breakdown and a higher electrical potential at the first floating gate relative to the first diffusion region;

a second floating gate comprising a conductive material, the second floating gate being disposed adjacent the second diffusion region and above the first channel region, being separated therefrom by a second insulator region, the second floating gate being capable of storing electrical charge injected into the second floating gate in response to the soft avalanche breakdown and a higher electrical potential at the second floating gate relative to the second diffusion region; and

a control gate having at least two lateral sides and comprising a conductive material, the control gate being disposed laterally between the first floating gate and the second floating gate, the control gate being separated from the first floating gate by a first vertical insulator layer and being separated from the second floating gate by a second vertical insulator layer, such that the first and second floating gates are each capacitively coupled to have an electrical potential derived from the electrical potential of the control gate, the control gate being covered by the first floating gate on more than one lateral side and being covered by the second floating gate on more than one lateral side, the control gate being separated from the first channel region by a third insulator region;

wherein the first dopant has P-type characteristics.

For the reasons discussed in Claim 1 above, Sung neither discloses not suggests Claim 55's soft avalanche breakdown. As Hong does not cure Sung's deficiency (e.g., Hong also

teaches at Figures 7a-7h, and at col. 5, lines 11-41, an N-type device), Claim 55, and its dependent Claims 54-68 are therefore each allowable over the combined teachings of Sung and Hong. Reconsideration and allowance of Claim 55 and its dependent Claims 58-68 are requested.

Therefore, for the reasons set forth above, all pending claims (i.e., Claims 1, 4-11, 15-17, 41, 44-55 and 58-68) are allowable over the art of record. If the Examiner has any question regarding the above, the Examiner is respectfully requested to telephone the undersigned Attorney for Applicant at 408-392-9250.

Certificate of Transmission: I hereby certify that this correspondence is being transmitted to the United States Patent and Trademark Office (USPTO) via the USPTO's electronic filing system on October 16,

Attorney for Applicant(s)

Respectfully submitted

Edward C. Kwok Attorney for Applicant(s)

Reg. No. 33,938

Law Offices of MacPherson Kwok Chen & Heid LLP

2033 Gateway Place, Suite 400 San Jose, CA 95110

Tel: (408) 392-9250 Fax: (408) 392-9262